ABSTRACT
INTRODUCTION
In order to keep electronic world properly PLL plays a very important role. Designing of low phase noise and less jittery PLL in generation of clock signals is an important task. Clock signals are required for providing reference timing to electrical system and also to ICs. So in this paper PLL is designed with improved Phase noise and also jitter. Where such types of design is important when sophisticated timing requirements are needed to provide synchronization and distribution of clocks like in ADC, DAC, high speed networking, medical imaging systems. The clock signal's quality depends upon jitter and phase noise. An ideal clock source has zero phase noise and jitter but in reality it has some modulated phase noise. This modulated phase noise spreads the power to the adjacent frequencies, hence produces noise sidebands. The phase noise is typically frequency domain analysis which is expressed in terms of dBc/Hz measured at offset frequency with respect to ideal clock frequency. The low phase noise is important factor mainly in RF and ADC applications. In RF wireless high speed applications, increased PN will leads to channel to channel interference, attenuates quality of signal. In ADC, increased PN limits the SNR and data converter's equivalent no. of bits (ENOB). Jitter is time domain measurement and expressed in terms of ps (Pico seconds). Jitter can be defined as random variations in the clock signal's edges when compared with actual clock signal that is ideal clock signal. High jitter may lead to higher BER that effects the system requirements. Since low jittery signal can maximizes the rate of performance. So special care has been taken while designing low jittery PLL otherwise it may lead to timing issues. The main contribution for the low phase noise PLL is VCO where VCO acts as heart of PLL. Here in this design the VCO is designed with Schmitt trigger circuit which helps to improve noise immunity. Whenever noisy input signal is applied it generates clean and reliable square wave pulses. As it improves noise margin which leads to optimization in the phase noise.
Mainly PLL is negative feedback system which produces the same frequency and phase output signal as that of input signal to get stable frequency output. PLL multiplies the stable low frequency input signal to get high frequency stable output, which is helpful in high frequency RF wireless systems. Finally in order to improve jitter digital PLL is designed.
LITERATURE REVIEW
In the early design of PLL, the multiplier can be used as phase detector but the drawback of multiplier is that it has limited lock range. Since instead of multiplier the digital PFD is used. The advantage of PFD over multiplier is PFD has averaged output which is monotonically increasing with the frequency difference between applied input signal and VCO generated output signal if they are different. This is exactly the same condition when the PLL is not under lock condition.
Later, in digital PLL the ring oscillator is used as VCO. It has frequency range from few MHz to several GHz. In this ring oscillator to get high frequency range VDD has to be increased by making it as V DD dependent oscillator. This will results high frequency output signals but affects the stability. So in this paper ring oscillator is replaced by VCO with integrator+ Schmitt trigger circuit which is independent of V DD . To produce high frequency range signals the control voltage is varied instead of V DD and digital PFD. The multiplier is replaced with digital PFD to reduce the jitter. 
PFD/CP
PFD detects the phase and frequency difference between input signal and VCO generated signal, results output voltage which is proportional to the phase error. The gate level implementation of PFD is given as below. The PFD consists of two SR flip flops and resetting chain. The reset signal is activated when both the inputs are high/valid at the same time. The PFD acts in normal state hence supplies the current, resulting current pulses at the input transition edges. In this design the PFD used is digital one which has the two output levels that are zero and supply voltage level V DD .
The input supply current of CP/PFD fluctuates with respect to the input signal switching. This analysis is given in four states below.
The PFD/CP operates in four states: The charge pump pumps in and pumps out the charge from the LPF hence the name Charge pump. The charge pump is used to generate the continuous analog signal from the digital pulses generated from the PFD.
LPF
The LPF is used to supress the high frequency components that are arrived from the PFD and hence allows only DC voltage which acts as control voltage input to the VCO. The second order LPF RC network is given below which makes the PLL design as third order. In the above LPF, capacitor C2 is added in parallel to the R2 and C1 combination in order to filter out the ripple that is generated by Resistor which will affect the control voltage that is required for VCO. Since this capacitor makes the network second order. In order to provide more stability to loop the R2 is increased but if it is very large it will degrade the stability again.
VCO
VCO is heart of design. It is also source for cause of jitter and phase noise. So care must be taken while designing VCO. VCO responsible for generating frequency output signal from the input voltage hence the name voltage controlled oscillator where by voltage the frequency is controlled. Ideally, most of the applications need linear characteristics of frequency versus control input that is voltage.
Where
The schematic of VCO consists of three blocks: Integrator, Schmitt trigger circuit and followed by normal CMOS based inverters. The main objective of VCO designing is to reduce the power consumption. Figure 6 Block diagram of VCO
Integrator
Integrator block is main part of the VCO. Integrator block is applicable for high frequency hence it is important block in communication system. Integrator block generally integrates the difference signal which is generated by the comparison of VCO generated signal that is applied as feedback signal with the reference signal that is input signal. In the above figure 7 , the MOSFETs M1 and M2 acts as current mirror circuits which converts the applied control voltage to the corresponding current. The generated current is mirrored across the transistors M3 and M6 through M4 and M5. The MOSFETs M4 and M5 are responsible for charging and discharging the node capacitance which is at the output side. In order to perform switching actions the square wave input is applied as shown in figure at the gates of M4 and M5. The output capacitor charges whenever the switching signal at the gate is low through M3 and M4 and similarly discharges when switching signal is high through M5 and M6. Since the charging and discharging time constant of nose capacitor is controlled by M4 and M5's drain resistances (r04 || r05) which are in parallel. The time constant of integrator is given as Figure 8 characteristics of integrator
Schmitt trigger circuit
Generally, Schmitt circuit is used to generate square wave pulses which are clean and also reliable from noisy input which may be triangular wave or sine wave. Schmitt trigger circuit is generally a comparator which compares the integrator output with the threshold level which is preset and changes the output state whenever it crosses the preset threshold level. The schematic of Schmitt circuit in CMOS is given below There are few cases such as Case 1: when (W/L) ratio of M3 varies this will affect the VIH because in this region NMOS is in strong condition. Similarly, VIL will get affected when W/L of M6 varies.
Case 2: when W/L of M1 varies, in this case NMOS is strong hence it will pull out the node to low logic output sharply as a result the curve shifts to left.
Case 3: W/L ratio of M4 will results the shifting of curve to right because PMOS is in strong condition hence pulls the output node TO VDD. 
SIMULATION RESULTS AND DISCUSSION
The output frequency of PLL is Figure 13 PLL output
The PLL generates 1.312GHz frequency output. PLL operates at 3V supply. In the above figure  13 the blue colour waveform is VCO generated output. The PLL consumes 58mW of power.
The test circuit of PLL design is: The transient analysis of PLL with feedback is given in figure 15 . The PLL gets locked after 5ns in the above figure.
Output of VCO for 3V supply and 1V input control voltage. The VCO generates 1.7132GHz frequency when 1v input control voltage is applied. Centre frequency of VCO: it is the frequency at the mid-range of control voltage. Since the applications depends upon the centre frequency of VCO where it can be used.
Power consumption: power consumption depends upon/loggerheads with noise and frequency that is speed. If power consumption is more, it enables the VCO for high frequencies and results in more immune to noise. Low power enables the VCO with limited frequency range and also results difficulties in distinguishing the noise from signal hence degrade the SNR.
Tuning range: this is the range over which frequency output of VCO changes with respect to the applied control voltage. VCO gain: it is expressed in terms of rad/S/V. The SNR is 36dB. SNR function computes the SNR of input signal by using the FFT result's gain.
From the following equation SNR is computed for input.
Where
Power consumption of VCO for 1V and 3V supply:
From the above result for power consumption of VCO, 1V supply VCO has limited range but have low power consumption 240.4113µW hence this can be used for low power application. The VCO with 3V supply has range from 0.152GHz to 3.24GHz which is used in RF wireless communication system which consumes 11.04mW power.
The PLL acts as low pass filter to supress the high frequency components of PFD and acts as high pass filter to supress the jitter of VCO.
Specifications of PLL designed: 
CONCLUSION AND FUTURE SCOPE
The PLL in this paper is designed in 130nm technology using Mentor Graphics tool. The designed PLL is locked by generating 1.312GHz frequency output signal which can be used for RF wireless communication system. The PLL has jitter RMS value of 5.98ps and peak-peak jitter RMS is 4.2652ns, these two parameters are important factor for ADC and RF systems. If jitter is more than it will produces timing issues which are required for clock synchronization and distribution in systems such as medical imaging, ADC, DAC and Communication System The power consumption of PLL is 58mW. The power consumption of VCO designed is 24.4113µW for 1V supply which has limited frequency range hence used for low power applications which is required for longer battery life. The power consumption of VCO for 3V supply is 11.04mW which has frequency range from 0.152GHz to 3.240GHz, hence used in HF applications. The phase margin for implemented PLL is 66.28 0 . The phase noise of VCO at 10MHz frequency is130dBc/Hz. The future scope of design is further reduction of jitter RMS value by applying power grid circuit which consists of R and C to the entire circuit [16] .
